JEDEC JESD8-29

$32.00

0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

Published by Publication Date Number of Pages
JEDEC 12/01/2016 14
PDF FormatPDF FormatMulti-User-AccessMulti-User AccessPrintablePrintableOnline downloadOnline Download
Category:

Description

JEDEC JESD8-29 – 0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

This standard defines power supply voltage range, dc interface, switching parameter andovershoot/undershoot for high speed low voltage swing terminated NMOS driver family digitalcircuits with 0.6V supply. The specifications in this standard represent a minimum set ofinterface specifications for low voltage terminated circuits.

The purpose of this standard is to provide a standard of specification for uniformity, multiplicityof sources, elimination of confusion, and ease of device specification and design by users.Class 1 describes low VOH (Nominal VOH = VDDQ*0.5) level terminated electricalcharacteristics. Class 2 describes high VOH (Nominal VOH = VDDQ*0.6) level terminatedelectrical characteristics.

Product Details

Published:
12/01/2016
Number of Pages:
14
File Size:
1 file , 150 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus