JEDEC JESD 12-6

Description

This standard defines logic interface levels for CMOS, TTL, ECL, and BiCC inputs and outputs. This standard is intended to provide an industry-wide set of specifications, for Application Specific Integrated Circuit (ASIC) signal inputs and outputs, both necessary and sufficient to define a circuits electrical interfacing with the external environment. JESD12-6 is intended to provide the ASIC manufacturer and user with a common set of signal interface levels. The standard defines interface levels for 5 volt operation.

Product Details

Published:

03/01/1991

Number of Pages:

13

File Size:

1 file , 510 KB

Note:

This product is unavailable in Russia, Ukraine, Belarus